INTRODUCTION
Memristive systems [1] was originally defined in 1976 by Leon Chua and Sung Mo Kang as an extension of the memristor [2] . The main feature which distinguished memristive systems from the broader class of dynamical non linear systems is a zero-crossing property in which the output of the system is zero whenever the input is zero_ Such systems were defined mathematically as: dw -= /(w,u,t) dt y = g(w,u,t)u (1) where t denotes time, u andy denote the input and output of the system, and w is an n-dimensional vector representing the state of the system_ The function / was defined as a continuous n dimensional vector function while g was defined as a continuous scalar function.
The original memristive systems paper proved several generic properties related to the passivity, frequency response, and small signal AC characteristics of devices or systems which meet the form of (l). It was also shown that existing devices and systems such as the thermistor, discharge tubes, and the Hodgkin-Huxley circuit model of nerve axon membranes may be modeled using the memristive framework. Despite the formal development of memristive systems it has 978-1-4244-8157 -6/10/$26_00 ©20 10 IEEE 930 rarely been applied in electronic device design or analysis.
Only recently has it been recognized that the memristive systems framework may be relevant to the modeling of passive, 2-terminal semiconductor devices which exhibit memory resistance effects [3] . This is despite the fact that materials exhibiting such effects were known [4] several years prior to the original memristive systems paper!
The memristive systems framework has recently been expanded to cover memory capacitance and memory inductance devices [5] . This begs the question of whether it would also be useful to develop an expanded memristive systems model to cover memory transistors. Several examples of memory transistors are found in the literature dating back 50 years [6] - [16] but there is an apparent lack of a formal dynamic systems analysis of these devices comparable to the memristive systems approach of Chua and Kang. In Section II formal dynamic systems framework for memory transistors is proposed and small-signal AC characteristics are determined. In Section III some examples of memory transistors from the literature are discussed in terms of this framework.
II.

MEM-TRANSISTORS:DEFINITIONS AND SMALL SIGNAL ANALYSIS
A voltage-controlled n-th order mem-transistor is defined by the systems equations:
where V g and V d denote input voltages, i g and i d denote output currents, and w is an n-dimensional vector representing the state of the system. The function/is defined as a continuous n dimensional vector function while g and h are defined as continuous scalar functions.
The system expressed by (2) is a 2-port dynamical system. The case of multiport memristive systems was contemplated in [1] but not analyzed. The more significant distinction between (2) and the general equations of a memristive system is the lack of the zero-crossing property. This more general approach eliminates the passivity requirement found in memristive systems but allows for the possibility of modeling active devices capable of both signal amplification and memory storage.
In the same manner as (2) a current-controlled mem transistor is defined by the systems equations:
wherein the currents are the inputs and the voltages are the outputs. Similarly, a hybrid voltage-current controlled mem transistor is defined as:
The small signal AC characteristics of mem-transistors can be determined by the linearization method in a similar manner to that discussed in Property 7 of [I] . One may take as a representative example a 1st order voltage-controlled mem transistor as in (2) As a result of (7) some general properties of mem-transistors can be stated:
• For periodic excitation frequencies f (s=j2Jif) the transconductance of a mem-transistor is generally a frequency dependent complex number and represents both gain and a phase shift between the input and output signals.
• At high excitation frequencies (f-7oo) the first term of (7) reduces to zero and the transconductance reduces to that of an ordinary transistor. This is analogous to the limiting resistive characteristic of memristive systems at high frequency, i.e. property 6 of [1].
• Stability of the mem-transistor requires (8) since otherwise the inverse Laplace transform of the impulse response would produce a growing exponential.
III. MEM-TRANSISTOR EXAMPLES
A. Widrow-Hoff Memistor
In 1960 Bernard Widrow of Stanford University was working on developing adaptive circuitry having the capability to simulate neurons [6] . His graduate student Marcian Hoff suggested using electroplating cells as a means of developing an electrically controlled variable resistance device. The term "memistor" (i.e memory resistor) was used in describing the 3-terminal cell. As described by Widrow in [6] :
An ideal memistor would have the following electrical characteristics: the conductance would vary linearly with total plating charge. Achieving this characteristic requires that the plating process be reversible, that the memistor resistance stay put indefinitely when plating current is zero, that the conductance vary smoothly with plating current, and that there be no hysteresis associate with change in direction of plating.
Widrow was able to achieve very near to this ideal memistor using a pencil lead in a copper sulfate-sulfuric acid plating bath having brightener additives to eliminate unwanted hysteresis. Based upon Fig. 6b of [6] a model for Widrow's memistor may be formed in the linear region of the conductance vs. charge curve. In this region the conductance of the memistor may be approximated as the ratio of the current flowing through the memistor id and the voltage across the memistor v d so that: (9) wherein qg is the plating charge. Equivalently to (9) mem transistor equations may be written in terms of the plating current ig with the plating charge equated to the state variable w.
dw.
A similar linearization procedure as in Section II may be performed for a memistor having a fixed dc current itFiDC biased around a plating charge QgO and plating current [go. In this case the small signal transimpedance may be calculated as:
It is notable that the form of transfer function (11) is familiar from control theory as that of an ideal integrator.
B. Floating gate synaptic transistor
A floating gate MOSFET was developed for analog learning applications as described by Diorio, Hasler, Minch, and Mead [10] . Their paper derived dynamic state equations (12) based on the sub-threshold operation of the transistor and in consideration of hot electron injection and Fowler Nordheim tunneling. These equations may be understood as falling into the class of a 1 st order voltage controlled mem transistor with the gate-to-channel potential Vgc as the control voltage and the other parameters considered as constants determined by operating temperature, bias condition, or transistor fabrication details such as doping level and channel dimensions. In these equations the state variable w is equated with the source current.
It is straightforward (although cumbersome) to calculate the transconductance of this mem-transistor using (7) . Applying the small-signal stability criteria (8) to the dynamic equation of (12) linearized around wo and V geO produces an inequality in which the state variable terms can be isolated on one side so that:
As described in [10] (Yis linearly related to the thermal voltage and thus increases with temperature. Rearranging (13) to consolidate all constant terms into a single term K and emphasizing the dependence of (Yon temperature produces:
At low temperatures when 0"(T)<1 the above equation indicates that the state variable w (i.e. the source current) needs to be larger than a critical value for stability of the transistor. However, at high temperatures when O"(T» 1 the source current needs to be smaller than a critical value to maintain transistor stability.
C. Nanoionic FETs
Memristive systems models have been formulated for thin film metal oxides based on an ionic drift mechanism in which oxygen vacancies act as positive ions and the rate of change of the state variable is equated with the ionic drift rate [3] . Similar nanoionic thin films have been constructed based on chalcogenide and other materials [17] . Although nanoionic films have been described in relation to 2-terminal devices it may also be applicable to transistor designs similar to a MOSFET but in which the gate oxide is replaced in part by the nanoionic film. For example, one may contemplate a dual layer gate dielectric film with one of the layers having mobile ions and acting as a conductor and the other layer excluding the mobile ions and acting as a dielectric. Transistors that appear to fall into this category are described in [7] and [16] . This type of gate dielectric structure may be modeled as a variable capacitor with the motion of the ions changing the effective dimensions of the capacitor dielectric region. Using w to represent the effective width of the dielectric region mem-transistor equations (15) may be written for this type of FET operating in the linear (triode) region and assuming no gate current leakage.
The dynamic equation for dw/dt is based on the nonlinear ionic drift equation of [18] in which the electric field E is a function of both the gate-to-channel voltage Vcc and the effective width w of the dielectric region. For example, in the ideal case where the width w is uniform and the nonionic layer is a perfect conductor:
The equation for the drain current id in (15) is typical for a MOSFET operating in the linear region except that the gate oxide capacitance C and the threshold voltage VT are no longer constants but are dependent on the ionic distribution. In the ideal case of uniform width w and a perfectly conductive nanoionic layer: C(w)=�. (17) w (18) wherein VfB is the flatband voltage of the transistor, ¢p is the bulk potential (for p-type silicon), and Qd is the depletion charge density. It is straightforward to determine the transconductance of this mem-transistor using (7). The stability criteria (8) produces: 
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Since this inequality is valid for all w it is indicative that nanoionic FETs may have advantageous stability m comparison to the synaptic floating gate transistors.
IV. CONCLUSION
The concept of mem-transistor systems has been presented applying some of the techniques from the memristive systems approach of Chua and Kang to non-passive, 2-port dynamic circuit elements. It was shown that a small signal analysis of a voltage-controlled mem-transistor produces an equation for transconductance that is represented as a complex number under periodic excitation and can be used to provide an indication of mem-transistor stability. It was shown that the Widrow-Hoff memistor, the floating gate synaptic transistor, 933 and nanoionic FETs may be modeled using mem-transistor equations and the results of such modeling can be used to determine the small-signal transfer function and perform stability analysis for these devices.
